root/kernel/FPU-emu/status_w.h

/* [previous][next][first][last][top][bottom][index][help] */

INCLUDED FROM


   1 /*---------------------------------------------------------------------------+
   2  |  status_w.h                                                               |
   3  |                                                                           |
   4  | Copyright (C) 1992,1993                                                   |
   5  |                       W. Metzenthen, 22 Parker St, Ormond, Vic 3163,      |
   6  |                       Australia.  E-mail apm233m@vaxc.cc.monash.edu.au    |
   7  |                                                                           |
   8  +---------------------------------------------------------------------------*/
   9 
  10 #ifndef _STATUS_H_
  11 #define _STATUS_H_
  12 
  13 
  14 #ifdef __ASSEMBLER__
  15 #define Const__(x)      $##x
  16 #else
  17 #define Const__(x)      x
  18 #endif
  19 
  20 #define SW_Backward     Const__(0x8000) /* backward compatibility */
  21 #define SW_C3           Const__(0x4000) /* condition bit 3 */
  22 #define SW_Top          Const__(0x3800) /* top of stack */
  23 #define SW_Top_Shift    Const__(11)     /* shift for top of stack bits */
  24 #define SW_C2           Const__(0x0400) /* condition bit 2 */
  25 #define SW_C1           Const__(0x0200) /* condition bit 1 */
  26 #define SW_C0           Const__(0x0100) /* condition bit 0 */
  27 #define SW_Summary      Const__(0x0080) /* exception summary */
  28 #define SW_Stack_Fault  Const__(0x0040) /* stack fault */
  29 #define SW_Precision    Const__(0x0020) /* loss of precision */
  30 #define SW_Underflow    Const__(0x0010) /* underflow */
  31 #define SW_Overflow     Const__(0x0008) /* overflow */
  32 #define SW_Zero_Div     Const__(0x0004) /* divide by zero */
  33 #define SW_Denorm_Op    Const__(0x0002) /* denormalized operand */
  34 #define SW_Invalid      Const__(0x0001) /* invalid operation */
  35 
  36 #define SW_Exc_Mask     Const__(0x27f)  /* Status word exception bit mask */
  37 
  38 #ifndef __ASSEMBLER__
  39 
  40 #define COMP_A_gt_B     1
  41 #define COMP_A_eq_B     2
  42 #define COMP_A_lt_B     3
  43 #define COMP_No_Comp    4
  44 #define COMP_Denormal   0x20
  45 #define COMP_NaN        0x40
  46 #define COMP_SNaN       0x80
  47 
  48 #define status_word() \
  49   ((partial_status & ~SW_Top & 0xffff) | ((top << SW_Top_Shift) & SW_Top))
  50 #define setcc(cc) ({ \
  51   partial_status &= ~(SW_C0|SW_C1|SW_C2|SW_C3); \
  52   partial_status |= (cc) & (SW_C0|SW_C1|SW_C2|SW_C3); })
  53 
  54 /* Clear the SW_C1 bit, "other bits undefined" */
  55 #define clear_C1()  { partial_status &= ~SW_C1; }
  56 
  57 #endif __ASSEMBLER__
  58 
  59 #endif _STATUS_H_

/* [previous][next][first][last][top][bottom][index][help] */