taglinefilesource code
sun4m_timers158arch/sparc/kernel/sun4m_irq.cstruct sun4m_timer_regs *sun4m_timers;
sun4m_timers164arch/sparc/kernel/sun4m_irq.cclear_intr = sun4m_timers->l10_timer_limit;
sun4m_timers171arch/sparc/kernel/sun4m_irq.cclear = sun4m_timers->cpu_timers[0].l14_timer_limit;
sun4m_timers176arch/sparc/kernel/sun4m_irq.csun4m_timers->cpu_timers[0].l14_timer_limit = limit;
sun4m_timers188arch/sparc/kernel/sun4m_irq.cclear = sun4m_timers->cpu_timers[0].l14_timer_limit; /* clear interrupt */
sun4m_timers193arch/sparc/kernel/sun4m_irq.csun4m_timers->cpu_timers[0].l14_timer_limit = lvl14_resolution;
sun4m_timers228arch/sparc/kernel/sun4m_irq.csun4m_timers = sparc_alloc_io(cnt_regs[0].phys_addr, 0,
sun4m_timers238arch/sparc/kernel/sun4m_irq.csun4m_timers->l10_timer_limit =  (((1000000/HZ) + 1) << 10);
sun4m_timers258arch/sparc/kernel/sun4m_irq.csun4m_timers->cpu_timers[cpu].l14_timer_limit = 0;
sun4m_timers261arch/sparc/kernel/sun4m_irq.csun4m_timers->cpu_timers[0].l14_timer_limit = 0;
sun4m_timers78include/asm-sparc/timer.hextern struct sun4m_timer_regs *sun4m_timers;